High-performance RISC CPU adopts RISC architecture, with only 37 single instructions (all other instructions except program jump instructions are single cycle instructions, and program jump instructions are double cycle instructions）